Abstract-Hierarchical Temporal Memory (HTM) is a machine learning algorithm that is inspired from the working principles of the neocortex, capable of learning, inference, and prediction for bit-encoded inputs. Spatial pooler is an integral part of HTM that is capable of learning and classifying visual data such as objects in images. In this paper, we propose a memristor-CMOS circuit design of spatial pooler and exploit memristors capabilities for emulating the synapses, where the strength of the weights is represented by the state of the memristor. The proposed design is validated on a challenging application of single image per person face recognition problem using AR database resulting in a recognition accuracy of 80%.
I. INTRODUCTION
Hierarchical Temporal Memory (HTM) algorithm is inspired from the hierarchical, modular and sparse information processing in the neocortex that mimics learning, recognition and prediction functions in analog and digital domains [1] . Such prediction algorithms are extremely beneficial in massive datasets, where accurate and timely prediction can accelerate decision making (e.g: economic condition prediction, medical diagnosis). Often the limiting factor for these algorithms to efficiently perform on large datasets is their prediction speed. A generalized VLSI implementation of HTM will enable a fast prediction engine with low power dissipation and small form factor. Specifically, a mixed signal design approach offers lower power and area for a given customised application as opposed to a pure digital design [2] . When designing an HTM algorithm in hardware, they are amenable to naturally partition into frontend digital circuits that process the digital pixels, and backend synaptic weight updates in the analog domain.
The HTM algorithm can be fragmented in to two phases, from hardware design point; the spatial pooler and temporal pooler which form the cortical learning algorithm [1] . Spatial pooler is an integral part of the HTM algorithm that is useful for a generalized representation of the input [3] . Temporal pooler is used to learn spatial pooler representations through time [1] . An HTM topology consisting of only a spatial pooler can be used to represent generalized sparse distributed representations of noisy inputs. A spatial pooler in conjunction with classifier can be used in object recognition tasks [3] .
While, the spatial pooler algorithm is far from the realistic biological processes of human brain, it is inspired from the neuronal network properties of synapses [4] , [5] . The circuit level design of spatial pooler is a open research problem [3] that is addressed in this paper. The proposed design of the spatial pooler uses memristor-CMOS hybrid circuits to realise the functionality of the spatial pooler with an aim to build hardware customised libraries for HTM implementation.
II. BACKGROUND
The underlying concept of the spatial pooler is structured around the functional organisation of synapses in distinct stages involving random allocation of permanence value, overlap calculations, and inhibition in columns [6] . The spatial pooler results in a sparse distributed representation (SDR) of the input that is useful as a sparse data encoding and feature extraction method.
The synapses are fundamental to the design of the spatial pooler and are responsible for mimicking neuronal functions, such as memorization, computing and data processing [7] . They are the primary mechanism by which the neurons are able to transmit the signals to certain neural cells. The main aspects that should be considered when trying to model an neural network like functionality is that the synapse would be a crucial part of the processes connected with the large input data storage as well as decision making for further processing based on the history of previous events.
The increased interest in the memristive devices [8] and its implementation as a part of neuromorphic circuits produced positive results demonstrating the ability of the device to reproduce some of the biological features of the synapses [7] , [9] . In the proposed design of the spatial pooler, the memristors will serve the permanence update function due to their ability to memorise state and change it depending on the present and previous input state.
III. METHODOLOGY
The primary objective of our work is to closely reproduce the HTM algorithm in a circuit form and demonstrate its application on an example face recognition task.
978-1-4799-5341-7/16/$31.00 ©2016 IEEE A. Circuit Design Figure 1 illustrates the top level design of the spatial pooler. The functioning of spatial pooler is separated into three parts as the following: (1) an overlap calculation that is done on each column using a threshold set on individual synapse circuit, (2) the inhibition stage that is achieved by implementing a Winner-Take-All (WTA) [10] circuit with minor modifications to be compatible with proposed synapse circuit, and (3) a synapse learning process that is implemented by feedback from WTA circuit to individual synapse circuits. Synapse learning is achieved by changing memristor state according to whether synapse is active or inactive during first two phases. Figure 2 illustrates the circuit designed for a single synapse. It can be divided into four parts. The first part is input circuit that is implemented as a current mirror source and which is active during the input phase, when the memristance should be unchanged. Inputs are fetched into the circuit in the form of current pulses, the magnitudes of which are selected so that a voltage across memristor remains lower than the threshold of the device. This also results in lower impedance in comparison with the conventional method of using voltage signal for input representation.
The second part is a memristor circuit that represents the weight of the synapse (or permanence, according to HTM terminology). As the memristor state changes, the weight of the corresponding synapse gets changed. Hence, synapse permanence can be strengthened or weakened by respectively increasing or decreasing memristance of the memristor. This is achieved by applying voltage pulses that have magnitudes dictated by the results of whether synapse was active or inactive during inhibition phase.
The third part of the circuit is a buffer circuit that represents activation function claimed to exist in biological synapses. This decides whether the synapse and corresponding input value should or should not contribute to overlap calculation of particular column that it is connected. The function that is performed by the buffer can be formulated as:
where u i is the input current signal from the source, and p i is the weight (permanence in HTM) of a particular synapse. The threshold value is the set up by the CMOS buffer circuit. In this paper, the threshold value is set to a value of 0.5V .
Finally, the fourth part of the circuit is a single MOSFET. It has a function of a digital switch and has a voltage-to-current converter that is dependent on the output of the buffer. The main reason of placing it in the circuit is to ensure that for each of the columns in a single region we meet the requirement to sum up all the individual synapse outputs. In other word, for the entire column, the column overlap is calculated as:
where M is the total number of synapses connected to a single column. But since we cannot sum up voltage values, single MOSFET is used to convert output voltage signal to the form of current signal, making the summation operation straightforward. If the voltage at the gate of MOSFET is high, i.e. u i ×p i is greater than threshold, then the drain current will be high. But if the voltage at the gate of MOSFET is low, i.e. u i × p i is less than threshold, then the drain current will be low. These output currents of each synapse are then summed up, to give a value of the overlap corresponding to a whole column for a particular input pattern.
Overlap values from different columns within one inhibition region are then passed to WTA circuit, based on which the winning columns will be selected to represent SDR values. Figure 3 illustrates the circuit used for implementing the inhibition phase and is based on WTA circuit proposed by Lazzaro et.al. [10] . Based on the selection results, the indexes of winning columns are then fed back as a synapse learning phase. The weight of active connected synapses of these winning columns are then increased by applying voltage signal across memristors to strengthen response of these to the corresponding input pattern. 
B. Simulation Analysis
For simulation purposes the memristor model designed by Yakopcic et.al. [11] was used in our HSpice simulations. The model parameters were adjusted to match memristor device presented by Wei Lu et.al. [12] with threshold value being 1.088V. For reading phase the input current value should be limited to 1uA, which ensures that the voltage across memristor is lower than the threshold. For the training phase the magnitude and duration of feedback voltage signal can be changed to have different number of switching levels for a memristor. In turn, this number affects the number of weights that the synapse will have and the resolution of the weights. In addition, IBM 90nm technology model is used for the CMOS devices in the circuit [13] .
C. Verification
In order to verify the functionality of the proposed design, we selected a feature extraction and recognition task, where the output SDR values represent extracted features. The application of proposed design is verified using a challenging task of single sample face recognition problem using images from the AR face database [14] containing a total of 100 classes and 2600 facial images obtained from a total of two recording sessions. In our setup, the training set consisted of one neutral face image per class and the test set included 25 face images per class with emotions, illuminations, and occlusions. Figure 4 illustrate training image (a) and testing images of the first session (b-e). The images were preprocessed by applying spatial change filtering and then fetched into proposed system to extract the SDR features, and was followed up with a min-distance matching. Since the features are binary in nature the localised inter-feature distance measure used is an XOR operator followed by the sum of feature level distances to obtain the global distance between the faces. The class corresponding to the training set feature vector having the least distance to the test set feature vector is identified as the class of the test face. This part of the hardware can be realised using the memristor based pattern recognition circuit proposed by Maan et.al. [15] .
The total accuracy of the face recognition is calculated as the ratio of correctly labeled images to the total number of identifications (both right and wrong recognitions). The image is counted as correctly labeled if after feature extraction its similarity is the highest with its original training image. Figure 5 illustrates the sensitivity analysis for memristance variation results for a single synapse circuit using HSpice simulation. It can be seen that the output of the single synapse circuit represent sigmoid function with y-axis as the output current value from the synapse and x-axis as the memristor state varying from 0 (high memristance) to 1 (low memristance). For memristor state values from 1 to 0.5, the memristor will have low memristance value, which in turn will result in low synapse output current, meaning the synapse is not connected. In contrast, for memristor state values from 0 to 0.5, the memristor will have high memristance value, which in turn will result in high synapse output current, meaning that the synapse is active connected. The sensitivity analysis shows that with memristance deviation up to 5% the output value represent the same sigmoid function. This shows the robustness of the circuit for any variability in memristance values due to device specific functional or structural issues. Figure 6 illustrates how the accuracy of face recognition changes with increase in the dimensions of inhibition region. It is observed that recognition accuracies are stable about 78% for a given range of inhibition region from 4 × 4 to 6 × 6 columns. Table I illustrates the calculations for on-chip area of the proposed single synapse circuit and power dissipation for the two limiting values of memristor state. Power dissipation is higher when the memristance is low, indicative of the higher current flow through the devices than in a high memristance state. Table II illustrates the recognition accuracy of classifying test images in each of four categories using the whole set of images for different number of inputs per single column. On a single sample per class face recognition problem, these are considerably higher accuracies than previously reported with memristor based face recognition method [16] . It can be noted that considering the combination of different number of columns for inhibition region i.e. 4x4, 5x5 and 6x6 columns [12] resulted in minor improvement of the recognition accuracy. 
V. DISCUSSION
In this paper, we proposed a memristor-CMOS based circuit design and system for implementing the HTM based spatial pooler in application to face recognition. Spatial pooler being one of two parts of HTM have a crucial role of preprocessing input data before it can be used in a temporal pooler that is useful for implementing real-time classification and predictions. We introduced the idea that SDR output of the proposed circuit can represent features in practical feature extraction task. And by combining circuitry for pattern matching, the feasibility and usefulness of these features are verified on a challenging single sample per class face recognition problem using AR face database.
The feature extraction capability of presented circuit is illustrated in Figure 4 . It can be noted that, images in the second row (f-j) indicate the capability of the proposed circuit to extract important features, such as eyes, mouth, and nose. In addition, occlusions, such as sunglasses and scarf, are also distinguishable. These results were obtained for the inhibition region of 4 × 4 columns and reports the best accuracies for images with 120 × 160 pixel resolution. Table II show that this circuit in combination with pattern matching circuit would function on face recognition task with an accuracy of 80%. It is observed that with the increase in the number of inputs there is an increase in recognition accuracy. This means that by increasing the number of inputs, the amount of useful information passing to a single synapse increases its ability to distinguish important features. However, as it is illustrated in Figure 6 , as the dimensions of inhibition region becomes greater than 6 × 6 columns, the accuracy starts to decrease. This is due to the fact that inhibition, when number of inputs increases, makes each feature to affect and suppress distinct nature of the neighbouring features.
Results indicated in

VI. CONCLUSION
In conclusion, we have demonstrated a memristor-CMOS hybrid circuit design of HTM spatial pooler and shown its application in a practical face recognition problem. Memristors leads to very small area on the chip and eliminates the problems associated with the leakage currents that enables the scalability of circuit implementations for functional realisation neural synapses networks in VLSI hardware. The demonstrated ability to extract useful features can be extended to real-time and high speed recognition problems for developing minuscule intelligent cameras and vision systems.
